//a[31:0] is a 32 bit vector and out is [10:0] bit vector specify (a *> out) = 9; endspecify
always @(posedge clk) a=b; always @(posedge clk) b=a;
reg a; casex (a) 1'b0 : statement1; 1'b1 : statement2; 1'bx : statement3; 1'bz : statement4; endcase